Stats

  • Locked Locked
  • Replies 0
  • Subscribers 90
  • Views 13226
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

VHDL Verilog Co-simulation in NCVerilog

archive

 Hey everyone,

 I'm having trouble trying to simulate a VHDL design together with a Verilog one. Using the +mixedlang switch of ncverilog command doesnt seem to help. Can anyone provide the correct methodology for mixed-language simulation in NCVerilog?

 Thanks in advance,

Alex

 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.