• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. EMIG violations at VDD/VSS pads

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 680
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

EMIG violations at VDD/VSS pads

spach
spach over 16 years ago

hi,

  i am having EMIG violations concentrated on I/O wires connecting VDD pad to core ring. please can any one suggest different solutions to fix them. 

please tell me the basic steps should be followed to fix EMIG violations

 

regards

spach

  • Cancel
  • Kari
    Kari over 16 years ago

     What do the vias look like at that location? You may need a bigger via array.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information