Stats

  • Locked Locked
  • Replies 6
  • Subscribers 90
  • Views 15752
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Controlling logic names of CTS inserted buffers.

archive

Hello,
I was wondering if there is a way to tailor the instance names of buffers inserted by CTS?  Specifically, what I am trying to do is control where in the logic hierarchy the clock buffers are placed.  I would like any buffers inserted by Encounter to be logically placed inside a specific module in the hierarchy.  This allows for easier import back into the Cadence DFII world after Encounter place and route step.

Anyone had any sucess with this?


Originally posted in cdnusers.org by nph
Parents

  • Hi nph,

    No, there is not a way to alter the CTS naming convention to in an effort to influence where in the logical hierarchy clock buffers get inserted. There probably is a way to do what you're asking about via other mechanisms...

    It sounds like your intent here is controlling the physical and logical hierarchy where clock buffers are inserted. Have you noticed that in some cases, CTS will automatically insert buffers within lower levels of hierarchy? It depends on the netlist and partition structure that CTS is faced with.

    I assume your design has partitions that you'd like to see clock buffers inserted within. You may want to have a look at the "pushdownBuffer" command. This command takes buffers that reside over partitions and pushes them down into the partition- taking care of the netlist and physical changes needed to make this happen.

    It would be helpful to understand more about your design challenge here. Specifically: What is the fanout of the clock trees you're building? Like 5 or 30,000? How many partitions in your design?

    Hope this helps,
    Bob


    Originally posted in cdnusers.org by BobD
Reply

  • Hi nph,

    No, there is not a way to alter the CTS naming convention to in an effort to influence where in the logical hierarchy clock buffers get inserted. There probably is a way to do what you're asking about via other mechanisms...

    It sounds like your intent here is controlling the physical and logical hierarchy where clock buffers are inserted. Have you noticed that in some cases, CTS will automatically insert buffers within lower levels of hierarchy? It depends on the netlist and partition structure that CTS is faced with.

    I assume your design has partitions that you'd like to see clock buffers inserted within. You may want to have a look at the "pushdownBuffer" command. This command takes buffers that reside over partitions and pushes them down into the partition- taking care of the netlist and physical changes needed to make this happen.

    It would be helpful to understand more about your design challenge here. Specifically: What is the fanout of the clock trees you're building? Like 5 or 30,000? How many partitions in your design?

    Hope this helps,
    Bob


    Originally posted in cdnusers.org by BobD
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.