Stats

  • Locked Locked
  • Replies 19
  • Subscribers 92
  • Views 21752
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Hard macros power routing issues

dbekiaris

Hello everybody,

 I import a design in SoC Encounter 7.1, where three hard macros (SRAMs) exist. The problem is that when I am trying to create the power stripes and connect them with the core rings to synthesize the power grid, the SRAM p/g pins cannot connect with the remaining power/ground network, although I have selected the proper metal layer from the .lef files of the macros. Is there anything possible to do for this? I tried also to align pins of the specified macros with the power/ground stripes, but it failed again. If it is possible, please help. Thank you very much in advance.

 

Parents

  • few clarifications needed...

    The core ring is not visible. could u provide zoomed view of pins on macro. what is the top metal layer of your design and in which layer do u have pins on macros.

    If i were to do powerplan for this and there is no specific requirements given.....

    1) i would make a core ring in M5/M6 bypassing all the macros.

    2) Make separate rings for each macro M5/M6 ( block rings not attached to core ring).

    3) make io wire connections from io pads to core ring and to block rings.

    4) make connection of macro pins to the block ring. ( depending on how the pins are on the macro).

    5) now adding stripes limiting them only to core ring. 

    6) here iam providing power to block ring directly from ios.and providing connections to macro only from block ring and iam completely excluding core ring and M5 stripes to Macros.

    try this if u like and let me know any issues in doing so........

     

    Thanks

    suraj 

Reply

  • few clarifications needed...

    The core ring is not visible. could u provide zoomed view of pins on macro. what is the top metal layer of your design and in which layer do u have pins on macros.

    If i were to do powerplan for this and there is no specific requirements given.....

    1) i would make a core ring in M5/M6 bypassing all the macros.

    2) Make separate rings for each macro M5/M6 ( block rings not attached to core ring).

    3) make io wire connections from io pads to core ring and to block rings.

    4) make connection of macro pins to the block ring. ( depending on how the pins are on the macro).

    5) now adding stripes limiting them only to core ring. 

    6) here iam providing power to block ring directly from ios.and providing connections to macro only from block ring and iam completely excluding core ring and M5 stripes to Macros.

    try this if u like and let me know any issues in doing so........

     

    Thanks

    suraj 

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.