• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Hard macros power routing issues

Stats

  • Locked Locked
  • Replies 19
  • Subscribers 92
  • Views 21752
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Hard macros power routing issues

dbekiaris
dbekiaris over 16 years ago

Hello everybody,

 I import a design in SoC Encounter 7.1, where three hard macros (SRAMs) exist. The problem is that when I am trying to create the power stripes and connect them with the core rings to synthesize the power grid, the SRAM p/g pins cannot connect with the remaining power/ground network, although I have selected the proper metal layer from the .lef files of the macros. Is there anything possible to do for this? I tried also to align pins of the specified macros with the power/ground stripes, but it failed again. If it is possible, please help. Thank you very much in advance.

 

  • Cancel
Parents
  • verysmart
    verysmart over 15 years ago

    I have seen the similar issue, then I debug this way:   I generate a hardmarco with  IO row, power ring and stripe,  

    when I do Sroute for the hardmarco, I createPGpin VDD and VSSI set extend POWER pin to the boundary, then I generate  LEF by lefOut -PGlayer 1,2 

       I debug the LEF, it show VDD and VSS as POWER pin,

       then I load the top level, I see exactly the problem you show here, top level cannot hook up the stripe and ring, there are open on blockwire and follow pin

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • verysmart
    verysmart over 15 years ago

    I have seen the similar issue, then I debug this way:   I generate a hardmarco with  IO row, power ring and stripe,  

    when I do Sroute for the hardmarco, I createPGpin VDD and VSSI set extend POWER pin to the boundary, then I generate  LEF by lefOut -PGlayer 1,2 

       I debug the LEF, it show VDD and VSS as POWER pin,

       then I load the top level, I see exactly the problem you show here, top level cannot hook up the stripe and ring, there are open on blockwire and follow pin

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information