• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. How to add buffers to all inputs and spare cells

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 90
  • Views 17052
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to add buffers to all inputs and spare cells

archive
archive over 18 years ago

1) i need to add buffers and antenna diodes to to all the inputs after completeing the routing,
how to do it?

2) Also i have to add some 20 buffers 20 inverters and 10 nand gates(with thier inputs connected to VSS)  to my design after Routing, how to add these spare cells?

i tried to add spare cells with the Add spare cells option available in encounter but i am not able to insert exactly 20buffers?
 

Kindly help me to do it


Originally posted in cdnusers.org by sundaresan
  • Cancel
  • archive
    archive over 18 years ago

    1) is your design a block or chip ??
    i) does your design shows any process antenna violations ??

    2) does your ECO net-list has any such changes ??
    Do you know the net name & buffer , inverters, nand type ??

    Once final Q. are you undergoing any training classes or the above talk was your challenge ??
    Please let me know !!

    Regards,
    Mohan


    Originally posted in cdnusers.org by mohanch007
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    I am not undergoing any training, but i am new to encounter tool And working on a Block level design using it without any external support.

    And these are issues which i dont get proper help from the Cadence documents. thats why i post my questions here

    1. Though i dont have any antenna violation, But still i have to insert diodes and buffers at the input pins for the block.

    2. i need to insert these spare cells for latter usage. these cells are not part of of the Design netlist. It is just for future usage.




    Originally posted in cdnusers.org by sundaresan
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Hi Sundaresan,

    From my understanding of your need, the antenna diode, buffer should be added before placement, and after floorplan. See "attachIOBuffer" command.

    For spare cell, I usually add it into the netlist. Then use the command "specifySpareGate" to evenly place it in the core. Run the command before placement.


    Regards,
    Eng Han


    Originally posted in cdnusers.org by EngHan
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information