Stats

  • Locked Locked
  • Replies 3
  • Subscribers 90
  • Views 13916
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DefOut issue

KVBABU

 Hi all,

 

       In my design , i have many tielow & tiehigh less. Among them some them belongs to spare modules also . I had kept dont touch constraint on the tieoff cells where ever required. I dont have any issue with tie-hi cells. But, when i queried for attibute of   the nets associated with  tie-low cells , the tool is displaying the message that the respective net is a regular net. When i try to dump out def file the design, i obeserved the same net in special net section.

Why it is comming like that ? could anyone of you explain me ?

 Thgank you  in advance,

Regards,

K.VISWANADH BABU 

 

Parents

  •  Something definitely looks wrong here. You have the same net name in both sections, but the connections of the net are not the same in both. Can you run Verify Connectivity on just this net to see if Encounter thinks the net is complete?

Reply

  •  Something definitely looks wrong here. You have the same net name in both sections, but the connections of the net are not the same in both. Can you run Verify Connectivity on just this net to see if Encounter thinks the net is complete?

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.