Stats

  • Locked Locked
  • Replies 2
  • Subscribers 91
  • Views 887
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Dual/Multi voltage placement using Encounter

superman321
My design requires dual/multi voltages and Im trying to PAR using Encounter. My flattened netlist is a verilog structural netlist and i would like to know how to PAR using encounter for MV scheme (preferably dual voltage). some of the cells/macros in the design use say VDD1 and the others VDD2. 1. does the verilog netlist include the VDD's in the design? or How do we specify the dual VDD's in the design (i.e. in the verilog netlist)? 2. LEF file creation for the dual voltage scheme? 3. LIB file creation for the dual voltage scheme? Any sort of kind will be greatly appreciated! thanks in advance

  •  Usually power connections are not in the verilog netlist, but they are popping up more and more now with multi-voltage, multi-domain, etc. I know that you will have to carefully construct your globalNetConnect statments to make sure the right cells have the right power connections, then be careful as you're designing your grid. Check for shorts with verifyGeometry and adjust the globalNetConnect statements as necessary.

    I'm not sure what you mean by LEF and LIB creation.

    This is not a very detailed answer, but just a few ideas.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.