• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Problem in using v2lvs to convert verilog netlist into spice...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 92
  • Views 19129
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problem in using v2lvs to convert verilog netlist into spice netlist

huybforever
huybforever over 15 years ago

I use the command:

v2lvs -v lp5_16b.nl.v -o lp5_16.tlnl.sp

But the generated netlist can not be simulated in HSPICE since it has syntax like "$PINS" in the netlist.

I heard that if you want the spice netlist can be simulated using HSPICE, you have to add the "-i" option. So I use:

v2lvs -v lp5_16b.nl.v -o lp5_16.tlnl.sp -i

But it reports error:

Error: no module declaration for module HS65_LS_NAND2AX14 first encountered in module lp5_16b_DW01_add_70
       (-i switch requres Verilog declarations for all modules.)

Who can tell me how to solve this problem?

Should I add the "-l" or "-s" option?

 Thanks a lot! 

 

 

  • Cancel
  • BobD
    BobD over 15 years ago

    Could you let us know which Cadence tool v2lvs is from so I can track down someone to field your question?

    Thanks,
    Bob

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • rh0dium
    rh0dium over 15 years ago
    huybforever,

    First off v2lvs is a product from Mentor. "The V2LVS (Verilog-to-LVS) converter translates a Verilog structural netlist into a LVS SPICE netlist suitable for Calibre nmLVS/nmLVS-H comparison against a layout." Furthermore it does not make it an HSPICE (From Synopsys) simulatable compatible netlist. Specifically the "-i" option you specifies that calls to subcircuits with pins be done in order, according to traditional SPICE rather than with $PINS construct. Make no question about it - what you are trying to do is not going to work. Since you are on a Cadence page why don't you just do a verilog-in then a spice-out.

    HTH.

    Steve
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information