• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. boolean cell description format

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 91
  • Views 12994
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

boolean cell description format

mbhealy
mbhealy over 15 years ago

I'm trying to use Encounter Library Characterizer to characterize a 4-ported register cell. Apparently ELC can't figure out what the logical description of the cell is. I believe I can tell it what the cell does using the db_gsim -bool command, however I don't know what the format is.

Here is an example from the cadence help system:
DL
, REGISTER([IQ],[XIQ])::=(~[XIQ],~(G?D:[IQ]))
, Q::=[IQ]
;
NAND2
, Y::=~(A&B)
;
TBUF
, Y::=(A(at)EN)
;

Other places in the help system refer to this as the synspec boolean format, but I haven't been able to find anything related to this on google.

Can anyone point me to a guide/tutorial on this boolean format? Or possibly give me more extensive examples?

I've tried reading through the code for bl2gate.pl, but it is very confusing and reading the above format into the script results in errors.


Thanks!
-Michael

  • Cancel
  • archive
    archive over 15 years ago

    Hi Michael,

    The boolean approach is pretty old and maybe that's why the documentation on it is light.  Please check if the gate file method will work for you.  To get an example of a gate file, use the following command on a flop that was characterized OK by ELC.

    db_open elc
    db_prepare
    db_gate -r example.gate.file
    db_spice

    Once you have modified the gate file to describe the logic of the complicated gate, add the a couple of extra commands to put the gate file into the database and direct ELC to use it.

    db_open elc
    db_prepare
    cp -p cell1.gatefile elc.ipdb/cell1.design/boundary/gate
    db_gsim -f
    db_spice
    db_output -state -p slow -alf elc.alf -ecsm -lib elc.ecsm.lib
    alf2lib -max -power max -alf elc.alf -lib elc.lib
    exit

    Regards, Wilson

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • mbhealy
    mbhealy over 15 years ago

     Thanks for the reply Wilson.

     I see now what you are talking about. I noticed that there was a command to input a boolean file and that using the modified gate file required actually copying files into the database. I thought that the version with the command would be the preferred one. Silly me, I assumed that usability would be a consideration ;).

     Anyways, I have been making progress with your suggestion. I've got power models generated, now I just need to figure out why it isn't giving me timing models.

    Thanks again,

    -Michael

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information