Stats

Locked Locked
Replies 1
Subscribers 91
Views 12950
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

about mechanism of CTS ??

After cts tracing the clock path, cts will divide many steps to do local cts (then use macro model to do cts upper level) from Sinks up to source clock as below for example:

**** CK_START: Update Database (mem=3265.2M)
36 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=3265.2M)
**** CK_START: Macro Models Generation (mem=3364.6M)

* sink: max rise/fall tran=[276,286], (bnd=200ps)
*buffer: max rise/fall tran=[651,494], (bnd=500ps)
**** CK_END: Macro Models Generation (cpu=0:00:10.7, real=0:00:11.0, mem=3370.6M)
SubTree No: 329

Input_Pin: (u_center_ctrl/u_clk_sys_buf1/A)
Output_Pin: (u_center_ctrl/u_clk_sys_buf1/Y)
Output_Net: (u_center_ctrl/sys_clk_buf1) DontTouch
**** CK_START: Macro Models Generation (mem=3364.6M)

* sink: max rise/fall tran=[276,286], (bnd=200ps)
*buffer: max rise/fall tran=[651,494], (bnd=500ps)
**** CK_END: Macro Models Generation (cpu=0:00:10.8, real=0:00:11.0, mem=3370.6M)
SubTree No: 330

Input_Pin: (u_center_ctrl/u_and_3/B)
Output_Pin: (u_center_ctrl/u_and_3/Y)
Output_Net: (u_center_ctrl/sys_clk_pwr) DontTouch
**** CK_START: Macro Models Generation (mem=3364.6M)

* sink: max rise/fall tran=[276,286], (bnd=200ps)
*buffer: max rise/fall tran=[651,494], (bnd=500ps)
**** CK_END: Macro Models Generation (cpu=0:00:10.8, real=0:00:11.0, mem=3370.6M)
SubTree No: 331

Input_Pin: (NULL)
Output_Pin: (sys_clk)
Output_Net: (sys_clk) DontTouch
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

can someon interpret the mechanism of cts in detail ? thanks

BobD over 15 years ago

I think the best way to get a feel for the structure of the clock tree that's been built is by going to Clock->Clock Tree Analyst. It provides a rich set of features that allow you to visualize the clock network structure on a time axis and debug all sorts of situations that commonly occur on clock trees. More information on this capability is available here:
http://sourcelink.cadence.com/docs/files/Release_Info/Docs/encounter/encounter8.1.3/clockG.html#1108188
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.