• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Antenna violation query

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 91
  • Views 14581
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Antenna violation query

amrzahir
amrzahir over 15 years ago
I have a question about antenna violations. After I used nanoroute and made post route optimizations (setup, hold, antenna,...etc), it fixed the violations and inserted Antenna cells that my library have. But when making Geometry verification, it reports 10 antenna violations. The problem is that these violations appear to be strange, as all are in power nets !!!!! I have some memory blocks in the design and they are surrounded by M3 & M4 power rings, the violations are in some of these blocks at the intersection between power stripes and these rings. Is there a chance that these violations are due to technology LEF files description of Antenna rules !! And how can I know that Thank you.
  • Cancel
  • Kari
    Kari over 15 years ago

     Hi,

     There are two different kinds of violations referred to as "antenna" violations.

    There are process antenna violations, which are the kind nanoroute fixes/avoids by layer hopping or diode (antenna cell) insertion, based on the ANTENNA* variables in the LEF file. To check these, run verifyProcessAntenna.These are true process violations that will be completely checked by your signoff DRC run, and need to be fixed.

    There are also "geometry" antenna violations, which are nothing more than a piece of metal extending beyond a ring, stripe, etc. where you probably wanted it to just end at the ring, stripe, etc. These are not technically a real violation as long as they are not breaking any other DRC rules (spacing, width, etc.) and sometimes you can leave them as they are, or you may want to fix them just to have a nice clean design. They are very typically seen in power routing. They are found by verifyGeometry.

    Hope that helps!

    - Kari

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • amrzahir
    amrzahir over 15 years ago
    Hi Kari Thanks a lot, that really helped. The design is clean from process antenna violations. It contains only these geometry violations that you described. Thanks again.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information