• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Regarding Constraint file generation

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 93
  • Views 13366
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Regarding Constraint file generation

Music
Music over 15 years ago

Hi..

 How can i generate a constraint file for my design?

How is it possible to generate design.constr  if my design has clock in it?

how is it possible to generate design.constr if my design doesnt have any clock ?

 please help me.....

  • Cancel
Parents
  • BradTree
    BradTree over 15 years ago

    Hi There Music, A constraint file, aka an SDC file, is generally hand generated using a editor for the synthesis process, and then passed to place & route team. There are also cases where they are generated just for the place and route process, where they are again hand generated in an editor. A clock constraint has this syntax : create_clock -period period_value [-name clock_name] [-waveform edge_list] [-add] [sources] You can find the full definition of this constraint, as well as other design constraints in the Encounter Test Command Reference Chapter 30, "Timing Constraint Commands". If your design does not have a need for a clock, then it is not necessary for there to be a constraint. If I may, What is driving you to generate design.constr? Hope this helps, Brad Tree

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • BradTree
    BradTree over 15 years ago

    Hi There Music, A constraint file, aka an SDC file, is generally hand generated using a editor for the synthesis process, and then passed to place & route team. There are also cases where they are generated just for the place and route process, where they are again hand generated in an editor. A clock constraint has this syntax : create_clock -period period_value [-name clock_name] [-waveform edge_list] [-add] [sources] You can find the full definition of this constraint, as well as other design constraints in the Encounter Test Command Reference Chapter 30, "Timing Constraint Commands". If your design does not have a need for a clock, then it is not necessary for there to be a constraint. If I may, What is driving you to generate design.constr? Hope this helps, Brad Tree

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information