• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. How to control the minimum area of metal and via

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 92
  • Views 16805
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to control the minimum area of metal and via

Lipengit
Lipengit over 15 years ago

I'm using SoC Encounter 7.1 and IBM 0.13um CMOS.

When P&R is finished in Encounter, it said that there is no DRC violation. 

However, when I imported the layout to Virtuoso and used Calibre to run the DRC, there are 80,000 errors about minimum area of M1.

I just wonder how to control the minimum area of M1 in Encounter.

I think LEF file already set up these constrains, but why the violation still happens?

It is impossible for me to fix these 80,000 DRC errors by hand. There must have some solutions in Encounter.

Thanks.

  • Cancel
Parents
  • KVBABU
    KVBABU over 15 years ago

     Hi ,

     I had faced a similar issue in my past experience. I had checked the  both  lef and calibre DRC Rule deck , which seems to be different for a single parameter.

     i.e. for example , in your case minarea constraint might be different lef and DRC rule deck and it might be overconstrained in DRD.

    So as an alternative, i hacked the lef with the overconstrained value present in DRC rule deck and perfomed pnr .

    Hence, the issue is resolved.

    Regards,

    K.VISWANADH BABU

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • KVBABU
    KVBABU over 15 years ago

     Hi ,

     I had faced a similar issue in my past experience. I had checked the  both  lef and calibre DRC Rule deck , which seems to be different for a single parameter.

     i.e. for example , in your case minarea constraint might be different lef and DRC rule deck and it might be overconstrained in DRD.

    So as an alternative, i hacked the lef with the overconstrained value present in DRC rule deck and perfomed pnr .

    Hence, the issue is resolved.

    Regards,

    K.VISWANADH BABU

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information