• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Delete all buffers between IO ang register

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 91
  • Views 17346
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Delete all buffers between IO ang register

spach
spach over 15 years ago

hi

i need to delete all series of buffers with fanput 1 from input to register & register to output

one way is using deletebuffertree command with selected nets(nets b/w buffers).

can any one tell me how i can get all net names between input & register, register & output using encounter db commands.

regards,

suresh pachha  

  • Cancel
Parents
  • spach
    spach over 15 years ago

    Thanks for u r reply Bob.

    I already checked about fanout by report_timing on those paths. All buffers or inverters between IOs to register r having fanout 1. 

    Actually some IO ports are far away from registers and have direct connections to register D pin(incase of Input port) or Q pin(incase of Output port). I want to delete all the buffers added by optDesign and freshly start building CTS by specifying Input port as root pin and register D pin as leaf pin incase of In2reg path. I tried 2 ways to delete these buffers

    1.deletebuffertree with selectnet option and given all the nets b/w input & register

    2.deleteclocktree -clk <rootpin> after specifying clock spec.

    after deleting buffers i tried cts, it worked but due to this others paths got effected.

    can u please tell me at what satge i do cts or buffertreesynthesis and what settings i need to do so that other paths should not be effected. 

    Regards,

    suresh pachha

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • spach
    spach over 15 years ago

    Thanks for u r reply Bob.

    I already checked about fanout by report_timing on those paths. All buffers or inverters between IOs to register r having fanout 1. 

    Actually some IO ports are far away from registers and have direct connections to register D pin(incase of Input port) or Q pin(incase of Output port). I want to delete all the buffers added by optDesign and freshly start building CTS by specifying Input port as root pin and register D pin as leaf pin incase of In2reg path. I tried 2 ways to delete these buffers

    1.deletebuffertree with selectnet option and given all the nets b/w input & register

    2.deleteclocktree -clk <rootpin> after specifying clock spec.

    after deleting buffers i tried cts, it worked but due to this others paths got effected.

    can u please tell me at what satge i do cts or buffertreesynthesis and what settings i need to do so that other paths should not be effected. 

    Regards,

    suresh pachha

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information