• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. connecting I/O pins together without inserting buffer

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 90
  • Views 2453
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

connecting I/O pins together without inserting buffer

archive
archive over 18 years ago

Hi,

I have some I/O pins which are analogue and they must be connected together.(that's strange but this is what I have to do!!)
As in the verilog I use assignment stateent to connect these I/O pins together(assign output_pin_A = input_pin_B) , the RTL compiler insert buffer for them. I just wonder if there is anyway to connect them directly without inserting a buffer, (as they are analogue pins).
I guess that is something should be done during the routing stage, whether asking the nanroute to connect them using a feedthrough channel or something like this.

Thanks,

Houman


Originally posted in cdnusers.org by houmanh
  • Cancel
  • archive
    archive over 18 years ago

    Hi Houman,

    If you don't want a net to get buffered in synthesis or in Encounter, then you need a set_dont_touch in the constraints for that net. Nanoroute should have no problem routing this connection, but you mention feedthroughs, so I may not fully understand your design hierarchy.

    - Kari


    Originally posted in cdnusers.org by Kari
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Hi Kari,

    Thanks so much, that worked.  I was spending a couple hours and couldn't figure out how to do this until I got your message.

    Regards,

    Houman



    Originally posted in cdnusers.org by houmanh
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    connect the 2 io pins without a buffer might cause lvs failure (2 pin texts on the same net).

    li siang


    Originally posted in cdnusers.org by lisiang
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Hi Houman,

    I'm so glad that helped you!

    I'm not an LVS expert, so you may want to check what Li Siang mentions. But if the netlist has these pins connected, and the layout follows, I don't think it should be a problem. (Maybe a warning about stamping conflicts, etc.) The only way to be sure is to run LVS.

    - Kari


    Originally posted in cdnusers.org by Kari
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information