• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. how to do STA( Static timing analysis) in test mode?

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 14878
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how to do STA( Static timing analysis) in test mode?

diablo
diablo over 15 years ago

I am using MMMC setup for timing analysis. Due to our VDIO license, we can do only Multi corner and not Multi mode.

I have been trying to understand how to do STA in test mode. We have IO pin <TEST_EN> if pulled high will put the chip in ATPG mode.

To do STA for both funtional and test,  I am assuming i need different SDC file for funtional and test( functional.sdc and test.sdc). Then use create_constraint_mode in MMMC setup as

create_constraint_mode -name FunctConstMode -sdc_files functional.sdc

create_constraint_mode -name TestConstMode -sdc_files test.sdc

My first question is do i need to create view separately for these two modes like

 create_analysis_view -name typical_func -constraint_mode  FunctConstMode -delay_corner typdc
 create_analysis_view -name typical_test -constraint_mode  TestConstMode -delay_corner typdc

and before doing STA, set the view to do STA in func mode using

set_analysis_view -setup worst_func -hold best_func

and change the view to do STA in test mode using

set_analysis_view -setup worst_test -hold best_test

Is this the correct way?

If it is, how do i tell the tool to pull the TEST_EN high during STA in test mode. Is it enough to just set_false_path for the path not executed in test mode in test.sdc?

Thanks for your time and help. 

 

 

 
  • Cancel
Parents
  • diablo
    diablo over 15 years ago

    I found out i was running the correct flow. Now i am able to run multi mode by

    set_analysis_view -setup{worst_func worst_test} -hold {best_func best_test}

    The command i was looking for to do the timing analysis with TEST_EN high in test.sdc is "set_case_analysis 1 [get_pin TEST_EN]" 

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • diablo
    diablo over 15 years ago

    I found out i was running the correct flow. Now i am able to run multi mode by

    set_analysis_view -setup{worst_func worst_test} -hold {best_func best_test}

    The command i was looking for to do the timing analysis with TEST_EN high in test.sdc is "set_case_analysis 1 [get_pin TEST_EN]" 

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information