• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. max fan out in clock net

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 92
  • Views 14939
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

max fan out in clock net

SINGI
SINGI over 15 years ago

Dear all 

 

The following are the 2 wrost fanout pins in my design, its clear they clock pin. I tried to optdesign post cts. but they are not fixed. I changes the clock status from fixed but still doest work. Can any one sugges me some sol. 

 

 

# InstPin                   MaxFanLoad  FanLoad         FanLoadSlk       CellPort             Remark   
#
XXXXXX/CN 10.000      67.000          -57.000          CKND8/CN             C        
YYYYYCN 10.000      67.000          -57.000          CKND8/CN             C        
 

  • Cancel
  • wally1
    wally1 over 15 years ago

    optDesign will not fix DRV violations on clock nets. You should fix these during Clock Tree Synthesis (CTS). In the CTS constraints file you can use "MaxFanout" to specify the constraint. Note, typically max fanout constraints are soft constraints and DRV fixing during optDesign and CTS focuses more on max tran and cap violations. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • bozkins
    bozkins over 14 years ago

    wally1 said:

    optDesign will not fix DRV violations on clock nets. You should fix these during Clock Tree Synthesis (CTS). In the CTS constraints file you can use "MaxFanout" to specify the constraint. Note, typically max fanout constraints are soft constraints and DRV fixing during optDesign and CTS focuses more on max tran and cap violations. 

     

     

    So presuming  MaxFanout has been specified - how is that enforced, as it is a soft constraint

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information