Stats

  • Locked Locked
  • Replies 48
  • Subscribers 94
  • Views 41556
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to open OpenAccess design in Virtuoso ??

AlhassanFattin

Dear All

i have a layout for a design made in Encounter Soc and i want to transfer it to Virtuoso using OpenAccess, can anyone help me to know after i save the design as OA in soc how to open it in Virtuoso, and what are the technology libraries that are needed to be added to the design or imported in virtuoso to make it see the design properly, as i have tried to open that design DIRECTLY in virtuoso (without adding any Technology files or anything) and the design open but nearly there is no metal layers or vias in the design !!! and there is a warning that Layer Purpose Pairs are not found !!!

can anyone help me in how to properly setup my virtuoso so as to open my OpenAccess design ??

Thanks in advance

  • eklikeroomys
    Should I include that line in .cdsenv anyway? If I do change this line, will it affect the other layouts in my cds.lib? Or should I change it back in order to view other layout views? Thanks, Chris
  • Alex Soyer

    No it shouold not help.

    Thanks,

    Alex

  • eklikeroomys
    Thank you very much for all your help!
  • eklikeroomys
    Halo Alex, Why is Virtuoso Chip Editor recommended over Virtuoso Layout Editor for Encounter designs? Thanks, Chris
  • Alex Soyer

    VCE: Connectivity Aware: detecting short and opens

    VLS-L: not connectivity aware

    VLS-XL: Connectivity aware:detecting shorts and opens but the performance are a bit under the VCE ones

     

  • eklikeroomys
    Halo Alex, My vias are not adhering to DRC rules, Encounter does not place them far enough from Metal layers, do you know how I can fix this? Thanks, Chris
  • Alex Soyer

    Chris,

    Do you have via to via spacing and metal to via spacing in you techfile?

    Thanks,

    Alex

  • eklikeroomys
    I cant find anything similar in the tech files. There are minimum spacing rules for the via cut layers (eg. via1), but no spacing rules for the via devices, eg. MET1_MET2_via
  • Alex Soyer

    You need via layer (and not via to via (devices) spacing ) spacing as well as metal spacing which is part of the LEFDefaultRouteSpec constraint group.

    Did you run any verify_geometry or verify_connectivity in EDI?

     

  • eklikeroomys
    Ok, I have the via and metal spacings in my techfile. I did not run those commands, what is EDI? Is it Encounter?

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.