Hello, LEC between RTL and gate level after gated clock insertion reports all the gated clock latches as "Unreachable". Is there some constrain or command in LEC which should be implemented to resolve this issue?
Thank you very much!
set flatten model -gated_clock will apply on the golden code or revised code?
set flatten model -seq_constant will be applied on the golden code or revised code?