Stats

  • Locked Locked
  • Replies 6
  • Subscribers 91
  • Views 14660
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problem generating cdb views with make_cdb Version 6.1

AnnaP

Hi ,

 I have problem generating cdb views. There are multiple Warnings:

1. WARNING:(SI-2167) The -synlib option of the generate_cell_lib command is
    obsolete. To load Synopsys .lib files, use the read_dotlib command before
    generate_cell_lib.

 I have added the read_dotlib command before generate_cell_lib but warining still appears.

2. Some warnings comping from the Spice logic file used -- I assume these can be ignored

3.And finally the cdb views are not generated with the following status:

==> ERROR:   Memory allocation failed <TECHLIB-253>.
ERROR:(SI-0511) Signal 6 Caught.                                    [make_cdb]
Runtime : 217.46u 7585.2s 36230w
Heap Growth : 31603.3MB

Please help and let me know if any additional info is needed.

  • Andrew Beckett

    Moved to the Digital Implementation Forum because it's more likely to get an answer there.

    Regards,

    Andrew.

  • Kari

     Hi Anna,

    For the memory crash (#3), run make_cdb -64.

    For the synlib warning (#1), did you remove that command from your command file?

    - Kari

  • AnnaP

    Hi Kari,

    -64 option is on. It does not help.

    I have removed the -synlib and add the read_dotlib. But I see errors:

    make_cdb: read_dotlib ../../liberty/logic_synth/ts45nkkssst_ttdb0p9v25c.lib
        Info:    No function defined for cell 'STN_TIEDIN_1'. The cell will only be
                 used for analysis. <TECHLIB-302>.
        Info:    Library 'ts45nkkssst_ttdb0p9v25c' was loaded from file '/auto/
                 scratch2/annap/fujitsu/58448/ts45nkksssta02/cdb/make_ttdb0p9v25c/..
                 /../liberty/logic_synth/ts45nkkssst_ttdb0p9v25c.lib' <TCLCMD-701>.
    make_cdb: generate_cell_lib  \
        -vdd { VDD } -gnd { VSS } \
        -maxsize 500 \
        -file_list { ts45nkkssst_ttdb0p9v25c_main.sp ts45nkkssst.spx } \
        -file ts45nkkssst_ttdb0p9v25c.cdb
    generate_cell_lib WARNING: Nothing to characterize; ... exiting
        while executing
    "error "$pref WARNING: Nothing to characterize; ... exiting""
        (procedure "generate_cell_lib" line 339)
        invoked from within
    "generate_cell_lib  \
        -vdd { VDD } -gnd { VSS } \
        -maxsize 500 \
        -file_list { ts45nkkssst_ttdb0p9v25c_main.sp ts45nkkssst.spx } \
        -file..."
    Runtime : 11.11u 0.21s 15w
     

     

     

  • AnnaP

    Hi Kari,

    -64 option is on. It does not help.

    I have removed the -synlib and add the read_dotlib. But I see errors:

    make_cdb: read_dotlib ../../liberty/logic_synth/ts45nkkssst_ttdb0p9v25c.lib
        Info:    No function defined for cell 'STN_TIEDIN_1'. The cell will only be
                 used for analysis. <TECHLIB-302>.
        Info:    Library 'ts45nkkssst_ttdb0p9v25c' was loaded from file '/auto/
                 scratch2/annap/fujitsu/58448/ts45nkksssta02/cdb/make_ttdb0p9v25c/..
                 /../liberty/logic_synth/ts45nkkssst_ttdb0p9v25c.lib' <TCLCMD-701>.
    make_cdb: generate_cell_lib  \
        -vdd { VDD } -gnd { VSS } \
        -maxsize 500 \
        -file_list { ts45nkkssst_ttdb0p9v25c_main.sp ts45nkkssst.spx } \
        -file ts45nkkssst_ttdb0p9v25c.cdb
    generate_cell_lib WARNING: Nothing to characterize; ... exiting
        while executing
    "error "$pref WARNING: Nothing to characterize; ... exiting""
        (procedure "generate_cell_lib" line 339)
        invoked from within
    "generate_cell_lib  \
        -vdd { VDD } -gnd { VSS } \
        -maxsize 500 \
        -file_list { ts45nkkssst_ttdb0p9v25c_main.sp ts45nkkssst.spx } \
        -file..."
    Runtime : 11.11u 0.21s 15w
     

     

     

  • Kari

     Looks like you're missing the -cell_list parameter of generate_cell_lib. 

  • NigH

    Afer running my script within make_cdb 7.1, I have the follow error: 

     process_constraint: Finished in 0 seconds
    Assertion `_r >= 0.0' failed
    cmfatal: ERROR: Stopped in file resrdx.cxx line 210
    ERROR:(E_FATAL_ERROR) The program has a fatal error and is being terminated.
        Fix the ERROR and WARNING messages in the log file and re-run    [cmfatal]
    ERROR:(SI-0515) Internal Error : Cannot continue execution .. exiting [make_cdb]

    Is this a bug in the tool?

     

     

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.