Stats

  • Locked Locked
  • Replies 20
  • Subscribers 90
  • Views 19612
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Can CTS stop tracing on hierarchical module ports?

archive

Dear community,

my clock signal is connected to the clock network on the one hand. On the other hand it is connected to a module's input. Within this module the signal is always used as a data signal (chip is switched to different mode of operation for this).

This module contains logic, therefore CTS traces through the input ports. AFAIK tracing can only stop at top level ports or leaf cell pins.

Is there any way to make CTS stop tracing at the module's input port (like ExcludedPin/ExcludedPort - which don't work)?

Many thanks in advance for your suggestions!


Originally posted in cdnusers.org by agruebl
Parents

  • Hi Andreas,

    I have never tried what you are attempting to do, however,
    in the Encounter User's Guide, there is the following command,
    which I am assuming would declare a module port as a "LeafPort":

    LeafPort
    + portName rising | falling
    + …

    Marks the port as a “leaf” port for non-clock-type
    instances, stops tracing, and balances clock skew.
    Choose one of the following:
    rising CTS treats the pin as a rising-edgetriggered
    flip-flop clock pin.
    falling CTS treats the pin as a falling-edgetriggered
    flip-flop clock pin.


    From Encounter User Guide
    Synthesizing Clock Trees
    August 2007 Product Version 6.2.2, p. 478

    Regards - R.M.


    Originally posted in cdnusers.org by raul63
Reply

  • Hi Andreas,

    I have never tried what you are attempting to do, however,
    in the Encounter User's Guide, there is the following command,
    which I am assuming would declare a module port as a "LeafPort":

    LeafPort
    + portName rising | falling
    + …

    Marks the port as a “leaf” port for non-clock-type
    instances, stops tracing, and balances clock skew.
    Choose one of the following:
    rising CTS treats the pin as a rising-edgetriggered
    flip-flop clock pin.
    falling CTS treats the pin as a falling-edgetriggered
    flip-flop clock pin.


    From Encounter User Guide
    Synthesizing Clock Trees
    August 2007 Product Version 6.2.2, p. 478

    Regards - R.M.


    Originally posted in cdnusers.org by raul63
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.