• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Some warnings during NanoRoute

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 91
  • Views 13385
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Some warnings during NanoRoute

Greatrebel
Greatrebel over 15 years ago

 HiAll,

When I run Nanoroute with globalDetailRoute in Encounter, I got a few warnings like below

 

#WARNING (NRDB-733) PIN Y in CELL_VIEW top,init does not have physical port
#WARNING (NRDB-733) PIN acc_out[0] in CELL_VIEW top,init does not have physical port

These pins are chip pins on the top module. The rest of pins are fine. I think I treat these pins and other pins same in my code and script. So I have no idea about what these warnings mean.

 Any help will be appreciated 

 

 

  • Cancel
  • Kari
    Kari over 15 years ago

     The warning is saying that these pins do not have a physical shape for the router to connect to. In the design browser, if you select these terms and then zoom to selected, what do you see? 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Greatrebel
    Greatrebel over 15 years ago

     Hi Kari,

     

    I check those pins. They are either in triangle or diamond shape depends on input/output or inout. For those output pins, they are attached to the PAD pins of IO pads (no wire connection, they are just linked together, since PAD pins are facing outside of this chip). For some pins which are from an analog module, their corresponding analog IO pads having two instance pin areas facing to the core (those ananlog IOs only have one pin called AIO), the AIO pins are attached together with those analog pins, shown in the one of the two pin areas. The router only route one wire connection from each pin of analog module to the pin area without AIO on it. But  the information from query (next to the Q button) shows both of the pin areas are connected to the analog pins. 

    I do not know whehter I describe the situation clearly.

     

    Thanks a lot 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Kari
    Kari over 15 years ago

     Is it possible to post a picture of this? It would help me understand better.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information