• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Open ports in special route summary

Stats

  • Locked Locked
  • Replies 16
  • Subscribers 92
  • Views 18275
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Open ports in special route summary

Greatrebel
Greatrebel over 15 years ago

Hi All,

I got a summary after special routing below. It shows there are some ports open for stripe and core. But when I use verifyConnectivity to check, there are no violations. Is that a serious issue for PnR. How can I locate these open ports. Thanks in advanced

  Number of IO ports routed: 4
  Number of Block ports routed: 6
  Number of Stripe ports routed: 80  open: 2
  Number of Core ports routed: 185  open: 399
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 292
  4 ports open due to poor power planning

  • Cancel
Parents
  • Kari
    Kari over 15 years ago

     You should do a visual check of your design. Highlight all the pwr/gnd IO pads, and make sure they all connect into the pwr grid. Take a look at each macro and make sure there are pwr/gnd connections to each. The std cells should all be connected to the followpin rails, but you may want to make sure each rail vias up to a stripe. You can run verifyPowerVia to make sure you have no missing vias in your pwr/gnd grid. Make sure you run an IR-drop analysis as soon as you can to point out any weaknesses in the grid.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Kari
    Kari over 15 years ago

     You should do a visual check of your design. Highlight all the pwr/gnd IO pads, and make sure they all connect into the pwr grid. Take a look at each macro and make sure there are pwr/gnd connections to each. The std cells should all be connected to the followpin rails, but you may want to make sure each rail vias up to a stripe. You can run verifyPowerVia to make sure you have no missing vias in your pwr/gnd grid. Make sure you run an IR-drop analysis as soon as you can to point out any weaknesses in the grid.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information