Stats

  • Locked Locked
  • Replies 16
  • Subscribers 92
  • Views 18741
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Open ports in special route summary

Greatrebel

Hi All,

I got a summary after special routing below. It shows there are some ports open for stripe and core. But when I use verifyConnectivity to check, there are no violations. Is that a serious issue for PnR. How can I locate these open ports. Thanks in advanced

  Number of IO ports routed: 4
  Number of Block ports routed: 6
  Number of Stripe ports routed: 80  open: 2
  Number of Core ports routed: 185  open: 399
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 292
  4 ports open due to poor power planning

Parents
  • Greatrebel

     Hi Kari,

    I run the verifyAClimit again after nanoroute, the result is below

     encounter 9> verifyACLimit

    ******** Start: verifyACLimit ********
    Start Time: Thu Jun 17 21:24:10 2010

    Irms Scale Factor: 1
    Report File: top.aclimit.rpt
    Timing Analysis Mode: CTE
    Verifying all signal nets.

    Num Violations: 0

    The reportclocktree command can know the frequency from clock spec file. I am wondering whether verifyACLimit can know the frequency of my design, since the default frequency is 500 in ACCURRENTDENSITY RMS table. But my design has one clock at 50MHz and the other is 25MHz. I use verifyACLimitSetFreq before verifyACLimit, but the result is same. I did not use any special setting for routing clock during nanoroute and how can I know how many buffers/inverters have been inserted in clock tree?

    Thank you very much again

     

Reply
  • Greatrebel

     Hi Kari,

    I run the verifyAClimit again after nanoroute, the result is below

     encounter 9> verifyACLimit

    ******** Start: verifyACLimit ********
    Start Time: Thu Jun 17 21:24:10 2010

    Irms Scale Factor: 1
    Report File: top.aclimit.rpt
    Timing Analysis Mode: CTE
    Verifying all signal nets.

    Num Violations: 0

    The reportclocktree command can know the frequency from clock spec file. I am wondering whether verifyACLimit can know the frequency of my design, since the default frequency is 500 in ACCURRENTDENSITY RMS table. But my design has one clock at 50MHz and the other is 25MHz. I use verifyACLimitSetFreq before verifyACLimit, but the result is same. I did not use any special setting for routing clock during nanoroute and how can I know how many buffers/inverters have been inserted in clock tree?

    Thank you very much again

     

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.