Stats

  • Locked Locked
  • Replies 0
  • Subscribers 90
  • Views 12707
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

About SOCE WARNING TA-908

archive

Hi All:
 
When I run timing analysis today, I get the following strange info:
 
--> WARNING: The set_input_delay on pin 'i_spi_sdi_pad'  references generated_
             clock 'orion_mid0/orion_core0/id_scs/clk_ctrl0/t_pclk_scan/Y', on
             pin 'PCLK' before it is created .
 
I have carefully checked the SDC file, I am sure that I define the generated clock PCLK on pin 'orion_mid0/orion_core0/id_scs/clk_ctrl0/t_pclk_scan/Y' before I referenceed it. How did I still got the message? My SOC Encounter version is SOC52USR3.
 
Many thanks!!


Originally posted in cdnusers.org by eminemshow

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.