Stats

  • Locked Locked
  • Replies 3
  • Subscribers 91
  • Views 14501
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to identify clock network objects in the design?

Rajesh Vembu

How to determine all the objects in the propagation path of clock? This would include clock gating elements, buffers/inverters, flops, latches, macros...

 

Parents

  • Graphically we have this functionality under "Clock->Analyze Clock Tree".

    Programatically, what I see a lot of people doing is tracing the clock network, writing it to a file and then parsing the file for the information they're looking for.  For example:

    ckSynthesis -clk DTMF_INST/TEST_CONTROL_INST/i_150/Y -check -trace DTMF_CHIP.cts_trace -forceReconvergent -breakLoop

    Hope this helps,
    Bob

Reply

  • Graphically we have this functionality under "Clock->Analyze Clock Tree".

    Programatically, what I see a lot of people doing is tracing the clock network, writing it to a file and then parsing the file for the information they're looking for.  For example:

    ckSynthesis -clk DTMF_INST/TEST_CONTROL_INST/i_150/Y -check -trace DTMF_CHIP.cts_trace -forceReconvergent -breakLoop

    Hope this helps,
    Bob

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.