Stats

Locked Locked
Replies 2
Subscribers 90
Views 13237
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Spice Models in Celtic Analysis

Hi, How can we generate spice models (CMOS device - models) in order to run make_cdb for celtic Analysis. What is the importance of spice models in noise library chracterisation. Best Regards Sandeep

Originally posted in cdnusers.org by sandeepv

archive over 17 years ago

Spice models depict the I-V relationship of various cells.It is used to compute the holding resistance.Lower the value of holding resistance lesser will be the impact of functional noise.

Originally posted in cdnusers.org by abhiroy03
Cancel
Vote Up 0 Vote Down

Cancel
archive over 17 years ago

Hi you can use calibre to generate spice (*.sp) from GDS II . the Calibre Utility name is known as lce ( which is used in LVS ) .

Please find the command to extract
calibre -spice CHIP.sp -hcell HCELL cmosx_top.lce_rules > log.lce

NOTE : i) Hcell is optional
ii) in rule file you will give the location of your GDS II path for corresponding spice you would like to extract.

Regards,
Mohan

Originally posted in cdnusers.org by mohanch007
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.