Stats

  • Locked Locked
  • Replies 6
  • Subscribers 91
  • Views 15154
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to change use clock on nets?

spach

Hi,

     I used CTS to buffer signal nets in my design at place stage. once the buffering was over I loaded the actual CTS spec and proceed furthur but these nets r having use clock property. Now My design is fully routed, Can any one tell a procedure to change use clock property to signal for these nets. 

Regards,

suresh

Parents
  • spach

    Hi Bob,

    thank u for u r reply.

    I am working on a hierarchical design. I need to do buffering on nets across partitions. i have written some db scripts to get startpin and corresponding endpn and used cts spec as shown below(no need of balancing b/w nets). i preffer CTS than BTS as CTS takes less run time.


    AutoCTSRootPin core/*/startpin
    SetDPinAsSync YES
    RootInputTran  100.0ps
    MinDelay       300.0ps
    MaxDelay       800.0ps
    MaxSkew        250.0ps
    SinkMaxTran    100.0ps
    BufMaxTran     100.0ps
    Buffer         BFX71
    #
    NoGating       NO
    LeafPin
    + core/*/endpin

    .............................

    once it was over i cleared the spec. and read the actual clock spec.

    i need to find all nets created by above CTS and change its property to signal.

    Regards,

    suresh

     

     

Reply
  • spach

    Hi Bob,

    thank u for u r reply.

    I am working on a hierarchical design. I need to do buffering on nets across partitions. i have written some db scripts to get startpin and corresponding endpn and used cts spec as shown below(no need of balancing b/w nets). i preffer CTS than BTS as CTS takes less run time.


    AutoCTSRootPin core/*/startpin
    SetDPinAsSync YES
    RootInputTran  100.0ps
    MinDelay       300.0ps
    MaxDelay       800.0ps
    MaxSkew        250.0ps
    SinkMaxTran    100.0ps
    BufMaxTran     100.0ps
    Buffer         BFX71
    #
    NoGating       NO
    LeafPin
    + core/*/endpin

    .............................

    once it was over i cleared the spec. and read the actual clock spec.

    i need to find all nets created by above CTS and change its property to signal.

    Regards,

    suresh

     

     

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.