Stats

Locked Locked
Replies 0
Subscribers 91
Views 688
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

During optimization of the design(prects)

Hi ,

Anybody can explain the boolean restructuring that i mentioned below, especially the "optimize the cone rooted" statement.

and about Offloading...

Boolean restructuring...
Current slack : -0.181 ns, density : 0.3356
Trying to optimize the cone rooted by i_leon3cg/p0/iu0/g225584/Z.
Slack improvement: primary BNO: -0.1815 -> -0.1189 all BNOs: -0.1815 -> -0.2433
Trying to optimize the cone rooted by i_leon3cg/p0/iu0/g225575/Z.
Slack improvement: primary BNO: -0.1815 -> -0.1102 all BNOs: -0.1815 -> -0.144 side paths: -0.1815 -> -0.1702
Trying to optimize the cone rooted by i_leon3cg/p0/iu0/g225532/Z.
Slack improvement: primary BNO: -0.1815 -> -0.2125
Trying to optimize the cone rooted by i_leon3cg/p0/iu0/preCTS_FE_OFC661_muli_op1_14_/Z.
Slack improvement: primary BNO: -0.1815 -> -0.174 side paths: -0.1815 -> -0.1742
Trying to optimize the cone rooted by i_leon3cg/p0/mul0/g7288/Z.
Slack improvement: primary BNO: -0.1815 -> -0.0938

Boolean restructuring...

-Remove inst i_leon3cg/p0/mul0/g7288 (HDMUX2D2)

-Add inst i_leon3cg/p0/mul0/preCTS_FE_RC_18_0 (HDNAN2D2)

-Add inst i_leon3cg/p0/mul0/preCTS_FE_RC_17_0 (HDNAN2M1D2)

-Add inst i_leon3cg/p0/mul0/preCTS_FE_RC_16_0 (HDNAN2D6)

please explain clearly....Actually what is meant by offloading ?

Side path offloading ...
Current slack : -0.261 ns, density : 0.3358
32 nets evaluated for offLoading , 0 load downsized and 0 buffer added .
CPU of: Transform (Off Load) :0:00:00.6 (mem :491.3M)

Can you explain about this side slew fixing

Side Slew Fixing ...

Current slack : 0.100 ns, density : 0.3422

resizing i_leon3cg/p0/iu0/preCTS_FE_OFC450_n_6398 (HDBUFD8) to HDBUFD16

== Side slew gain expectedLumped : 396 new lumped : 473

==> Reduce Slew By Side Path: from 497 to 474 (gain : 4 expected gain : 20)

resizing i_leon3cg/p0/mul0/mul_111_14/g34525 (HDOR2D1) to HDOR2D2

== Side slew gain expectedLumped : 576 new lumped : 750

==> Reduce Slew By Side Path: from 790 to 782 (gain : 1 expected gain : 24)

resizing i_leon3cg/p0/mul0/preCTS_FE_OFC246_n_60 (HDBUFD4) to HDBUFBD16

== Side slew gain expectedLumped : 377 new lumped : 392

==> Reduce Slew By Side Path: from 541 to 408 (gain : 24 expected gain : 29)

26 insts evaluated for slew Fixing, 3 driver resized and 0 buffer added .

CPU of: Transform (Fix Side Slew) :0:00:00.4 (mem :499.4M)

Regards

Malli

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.