Stats

Locked Locked
Replies 8
Subscribers 91
Views 18819
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to report list of flops whose clock port is driven by test clock in test mode

Hi all,

I have functional and test analysis views. The Test clock is muxed with functional clock whose selector is TEST_EN net.

In my functional SDC, I have "set_case_analysis 0 TEST_EN" and in test SDC, I have "set_case_analysis 1 TEST_EN". I want to verify whether in test analysis view, the Test clock is seen by all the flops.

How to report the list of flops whose clock port is driven by test clock in test analysis view.

Thanks for your time.

Parents

wally1 over 14 years ago

Try running "check_timing -verbose -view viewName". It will include a check to report clock pins which do not have a clock signal driving them.
- Brian
Cancel
Vote Up 0 Vote Down

Cancel

Reply

wally1 over 14 years ago

Try running "check_timing -verbose -view viewName". It will include a check to report clock pins which do not have a clock signal driving them.
- Brian
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.