• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. How to generate a SDF file for a single module?

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 90
  • Views 16439
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to generate a SDF file for a single module?

archive
archive over 17 years ago

Hi,

Currently I am working on the physical implementation of a simple mixed-signal design. The problem is that all testcases for functional verification were written only for the digital block (I/O and analog blocks were not considered). Therefore I need to generate the verilog and SDF files only for the digital block. How to do this in FE (version 7.1)?
For the verilog file, I tried the command "saveNetlist -module xyz.v" but this not work recursively into the submodules.
I tried also to generate the SPEF files for the digital block and so use the ETS to generate the SDF files,  but it seems FE is not able to generate a parasitics file for an instance/module.

Can anyone help me?
Thanks,
Cristiano.


Originally posted in cdnusers.org by clsantos
  • Cancel
Parents
  • archive
    archive over 17 years ago

    Hello Tongju,

    As the physical implementation was done I preferred to write out set_load and set_resistance files (rcout -setload xyz.load -setres xyz.res) and edit them by hand to point directly to the target module. So I generated the SDF files using ETS and it seems they are ok.
    In the next designs I will follow your suggestion. Thanks for your help.

    Regards,
    Cristiano.


    Originally posted in cdnusers.org by clsantos
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    Hello Tongju,

    As the physical implementation was done I preferred to write out set_load and set_resistance files (rcout -setload xyz.load -setres xyz.res) and edit them by hand to point directly to the target module. So I generated the SDF files using ETS and it seems they are ok.
    In the next designs I will follow your suggestion. Thanks for your help.

    Regards,
    Cristiano.


    Originally posted in cdnusers.org by clsantos
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information