• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Physical Pin Minarea violation

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 90
  • Views 13672
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Physical Pin Minarea violation

archive
archive over 17 years ago

Dear all

wen i go for the command verifygeomertry after cts and just before routing using nanoroute. I get lots of violations for min area. When i check this in violation browser most of them are physical pin  min area violation. I generated the .io file using the encounter at floorplan stage and i dont have any fixed .io file. So can some one please tell me how could i over come this violations.

Thanks for ur help in advance

Suresh


Originally posted in cdnusers.org by suresh235
  • Cancel
  • archive
    archive over 17 years ago

    Normally verify geometry/verify connectivity should be done after completing routing.If you are seeing minarea violations at physical pins even after routing,you should increase the size of the physical pins.(provided you haven't fixed the pins).This will get rid of the violations you are facing


    Originally posted in cdnusers.org by abhiroy03
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    hi

    Thanks for your reply . but as rule for nanometer, its mentioned in the manual to verify the connectivity and geometry even b4 u start routing so that the violations can be fixed for a smooth routing. and i had done accordingly, but there are many pins with violations infact 95 % of the violations r physical pin viol.
    Any advices

    Suresh


    Originally posted in cdnusers.org by suresh235
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    I think you should always verify geometry before routing. No reason to route if you have a problem with your power plan. I'm a little surprised that you have any min area violations that aren't phisical pins. I just run verifyGeometry with -minArea option so they are ignored before routing.


    Originally posted in cdnusers.org by sreeb
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information