• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Encounter Test: write a pin assigment file

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 93
  • Views 15600
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Encounter Test: write a pin assigment file

oalpago
oalpago over 14 years ago

Hi all,

I'm a novice with Encounter Test and I need some help to write the pin assigment file. My design has the folowing inputs an outputs:

- si (scan in)

- se (shift enable for test mode)

- tm (tm=1 : test mode, tm = 0: functional mode)

- clk1 (functional clock, posdege active)

- clk2 (functional clock, posedge active)

- tm_clk (test mode clock, posedge active)

- rst (asynchonous reset, low active)

- so (scan out)

 - functional inputs

- functional outputs0

 The design has to clock domains (ck1 and clk2) and just one scan chain.

clk1 and tm_clk are multiplexed and tm is the select signal. Also, clk2 and tm_clk are multiplexed and tm is the select signal.

Can anybody give me some guidelines to write the pin assigment file?

Thanks a lot,

OC.

 

 

 

 

  • Cancel
  • diablo
    diablo over 14 years ago

    Pin assignment file is generated by RTL compiler when doing DFT synthesis flow. At the end of the sythesis flow, you can run "write_et_atpg" to generate those files needed by ET. 

    If its not available in your case, you can easily write one up. Pin assignment need three information for every pin assigned for ATPG. The first is pin name, second the pin functionality and third the levels at that pin. 

    Pin functions:

     TI – Test Inhibit - set throughout test application
    TC – Test Constraint – set during capture cycles
    SE – Scan Enable – set during shift
    SI, SO – Scan Ins/Outs
    SC – non shift system clock (edge triggered or level sensitive)
    ES – shift + system clock (edge triggered)
    EC – shift only clock (edge triggered)

     Levels

    - , 0
    +, 1
     Z

    For an example,

     assign pin=se     test_function= +SE;     # shift_enable

      assign pin=tm_clk     test_function= -ES;  # test clock

      assign pin=tm  test_function = +TI;   # test mode

    Regards. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • oalpago
    oalpago over 14 years ago

     Thanks for your answer!!! I'm gonna try with wrtite_et_atpg command from RTL Compiler then.

    OC.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Srikanth Y
    Srikanth Y over 12 years ago

    Hi

    Can anyone provide a sample pin assign file with compression and OPCG enabled.

    If possible provide sample of all pinassign files.

     

     

    Thanks

    Srikanth 

     

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information