• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Physical cell positions in layout

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 90
  • Views 14257
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Physical cell positions in layout

archive
archive over 17 years ago

Hi everyone, can anyone plz tell me how can I extract physical gate positions on chip from its layout. I am very new 2 Cadence. So if very briefy u could plz write me how can i go from VHDL code 2 abstract layout (contains gate positions only). regards Touqeer


Originally posted in cdnusers.org by touqeerazam
  • Cancel
Parents
  • archive
    archive over 17 years ago

    If the chip is implemented flatten, you can try those:
    -- export a def file, (file->Export->DEF), then, from the def file, the "COMPONENTS" section will give you locations for all the instances.
    -- inside Virtuso layout editor, the "Edit->Search" will let you search instances by their name, and then, select them, and query their location.
    -- If you have Virtuoso VXL, you can do schematic--layout cross probe.
    If there are physical hierarchy, you have to look into individual layout view and convert their (x y) into top level when needed.

    Tongju


    Originally posted in cdnusers.org by Tongju
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    If the chip is implemented flatten, you can try those:
    -- export a def file, (file->Export->DEF), then, from the def file, the "COMPONENTS" section will give you locations for all the instances.
    -- inside Virtuso layout editor, the "Edit->Search" will let you search instances by their name, and then, select them, and query their location.
    -- If you have Virtuoso VXL, you can do schematic--layout cross probe.
    If there are physical hierarchy, you have to look into individual layout view and convert their (x y) into top level when needed.

    Tongju


    Originally posted in cdnusers.org by Tongju
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information