• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. problems in using ELC(encounter library characterize)

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 94
  • Views 1893
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

problems in using ELC(encounter library characterize)

wangweike
wangweike over 14 years ago

hi,thanks for you attention!

I use ELC in my work ,when i type the "db_prepare -force" there goes the warning:

elc>  db_prepare -force

==== Simplify Mode ====

MODEL FILE: amic5n.scs ( #size = 4486 )

Reading MODEL: AMI06N
Reading MODEL: AMI06P

SUBCKT FILE: amic5n.scs ( #size = 4486 )


SUBCKT FILE: dut_sub.scs ( #size = 287 )

Reading SUBCKT:INV
Expanding SUBCKT:INV
Writing : foo.ipdb/INV.design
Writing : foo.ipdb/INV.design/body/path
Writing : foo.ipdb/INV.design/body/instance
Writing : foo.ipdb/INV.design/body/net
Writing : foo.ipdb/INV.design/boundary/port
Reading : foo.ipdb/INV.design

==============================
      DESIGN : INV
==============================
--------------------

--------------------
D0000: : POWER
--------------------
=> 1 vectors generated
Writing : foo.ipdb/INV.design/simulate/spec
Writing : foo.ipdb/INV.design/simulate/subckt
[WARNING(db_prepare)]alone net : A is found. => [reset to ground]
[WARNING(db_prepare)]Please check whether supply nodes are marked global in the netlist, if not specify them with .global statements
[WARNING(db_prepare)]alone net : Y is found. => [reset to ground]
[WARNING(db_prepare)]Please check whether supply nodes are marked global in the netlist, if not specify them with .global statements
[WARNING(db_prepare)]alone net : VDD is found. => [reset to ground]
[WARNING(db_prepare)]Please check whether supply nodes are marked global in the netlist, if not specify them with .global statements
[WARNING(db_prepare)]alone net : GND is found. => [reset to ground]
[WARNING(db_prepare)]Please check whether supply nodes are marked global in the netlist, if not specify them with .global statements
Writing : foo.ipdb/INV.design/boundary/port
Writing : foo.ipdb/INV.design/body/type

================================
  stimulus generation  summary
================================
Name            #MOS    #DVEC   #RVEC
----------------------------------------
INV             0       1       0
----------------------------------------
                        1       0
 Reading setup file : setup.ss
 -          INV (CELL) -      typical - 2011-02-25 15:11:06 (2011-02-25 07:11:06 GMT)


then i type "db_date" ,it can not recognize the NOT gate

elc>  db_gate
==============================
      DESIGN : INV
==============================
DESIGN ( INV );
//      =================
//       PORT DEFINITION
//      =================
        SUPPLY0 GND ( GND );
        SUPPLY1 VDD ( VDD );
        FEEDTHRU A ( A );
        FEEDTHRU Y ( Y );
//      ===========
//       INSTANCES
//      ===========
END_OF_DESIGN;

- feed-through ( A ) is found
- feed-through ( Y ) is found

can you help me to deal with it ?thanks very much

  • Cancel
  • wangweike
    wangweike over 14 years ago

    my elccfg file is :

    SETUP = "setup.ss"
    PROCESS = "typical"
    SUBCKT = "dut.scs"
    MODEL = "wwk.scs"

    setup.ss file is :

    // Encounter Library Characterizer setup file

    // Define voltage and temp for process corners
    Process typical{
     voltage = 5.0;
     temp = 25;
     Corner = "TT";
     Vtn = 0.67;
     Vtp = 0.92;
    };

    Process best{
     voltage = 5.5;
     temp = 0;
     Corner = "FF";
     Vtn = 0.63;
     Vtp = 0.89;
    };

    Process worst{
     voltage = 4.5;
     temp = 125;
     Corner = "SS";
     Vtn = 0.71;
     Vtp = 0.92;
    };

    // define measurement percentages for std_cell measurements
    Signal std_cell {
     unit = REL;
     Vh=1.0 1.0;
     Vl=0.0 0.0;
     Vth=0.5 0.5;
     Vsh=0.8 0.8;

    .........

    my dut.scs is

    subckt inv A Y vdd  gnd
        \+1 (Y A vdd vdd) ami06P w=6e-06 l=6e-07 as=9e-12 ad=9e-12 ps=9e-06 \
            pd=9e-06 m=1 region=sat
        \+0 (Y A gnd gnd) ami06N w=3e-06 l=6e-07 as=4.5e-12 ad=4.5e-12 ps=6e-06 \
            pd=6e-06 m=1 region=sat
    ends inv

     my wwk.scs is :

    .MODEL ami06N NMOS (                                LEVEL = 11
    +VERSION = 3.1            TNOM    = 27             TOX     = 1.41E-8
    +XJ      = 1.5E-7         NCH     = 1.7E17         VTH0    = 0.7086
    +K1      = 0.8354582      K2      = -0.088431      K3      = 41.4403818
    +K3B     = -14            W0      = 6.480766E-7    NLX     = 1E-10
    +DVT0W   = 0              DVT1W   = 5.3E6          DVT2W   = -0.032
    +DVT0    = 3.6139113      DVT1    = 0.3795745      DVT2    = -0.1399976
    +U0      = 533.6953445    UA      = 7.558023E-10   UB      = 1.181167E-18
    +UC      = 2.582756E-11   VSAT    = 1.300981E5     A0      = 0.5292985
    +AGS     = 0.1463715      B0      = 1.283336E-6    B1      = 1.408099E-6
    +KETA    = -0.0173166     A1      = 0              A2      = 1
    +RDSW    = 2.268366E3     PRWG    = -1E-3          PRWB    = 6.320549E-5
    +WR      = 1              WINT    = 2.043512E-7    LINT    = 3.034496E-8
    +XL      = 0              XW      = 0              DWG     = -1.446149E-8
    +DWB     = 2.077539E-8    VOFF    = -0.1137226     NFACTOR = 1.2880596
    +CIT     = 0              CDSC    = 1.506004E-4    CDSCD   = 0
    +CDSCB   = 0              ETA0    = 3.815372E-4    ETAB    = -1.029178E-3
    +DSUB    = 2.173055E-4    PCLM    = 0.6171774      PDIBLC1 = 0.185986
    +PDIBLC2 = 3.473187E-3    PDIBLCB = -1E-3          DROUT   = 0.4037723
    +PSCBE1  = 5.998012E9     PSCBE2  = 3.788068E-8    PVAG    = 0.012927
    +DELTA   = 0.01           MOBMOD  = 1              PRT     = 0
    +UTE     = -1.5           KT1     = -0.11          KT1L    = 0
    +KT2     = 0.022          UA1     = 4.31E-9        UB1     = -7.61E-18
    +UC1     = -5.6E-11       AT      = 3.3E4          WL      = 0
    +WLN     = 1              WW      = 0              WWN     = 1
    +WWL     = 0              LL      = 0              LLN     = 1
    +LW      = 0              LWN     = 1              LWL     = 0
    +CAPMOD  = 2              XPART   = 0.4            CGDO    = 1.99E-10
    +CGSO    = 1.99E-10       CGBO    = 0              CJ      = 4.233802E-4
    +PB      = 0.9899238      MJ      = 0.4495859      CJSW    = 3.825632E-10
    +PBSW    = 0.1082556      MJSW    = 0.1083618      PVTH0   = 0.0212852
    +PRDSW   = -16.1546703    PK2     = 0.0253069      WKETA   = 0.0188633
    +LKETA   = 0.0204965       )


    * N8BN SPICE BSIM3 VERSION 3.1 (HSPICE Level 49) PARAMETERS
    * DATE: Jan 25/99
    * LOT: n8bn                  WAF: 03
    * Temperature_parameters=Default
    .MODEL ami06P PMOS (                               LEVEL = 11
    +VERSION = 3.1            TNOM    = 27             TOX     = 1.41E-8
    +XJ      = 1.5E-7         NCH     = 1.7E17         VTH0    = -0.9179952
    +K1      = 0.5575604      K2      = 0.010265       K3      = 14.0655075
    +K3B     = -2.3032921     W0      = 1.147829E-6    NLX     = 1.114768E-10
    +DVT0W   = 0              DVT1W   = 5.3E6          DVT2W   = -0.032
    +DVT0    = 2.2896412      DVT1    = 0.5213085      DVT2    = -0.1337987
    +U0      = 202.4540953    UA      = 2.290194E-9    UB      = 9.779742E-19
    +UC      = -3.69771E-11   VSAT    = 1.307891E5     A0      = 0.8356881
    ......

    Can you help me ?

    Thank you for you attention

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Thodoros
    Thodoros over 13 years ago

     Hello,

    Did you manage to solve this problem?

    I have the same case ()

    DESIGN INV should give

    INPUT A ( A );

    However it gives

     FEEDTHRU A ( A );

     

    As a result the gate is not recognized by the db_gate

    Thanks for your concern

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Thodoros
    Thodoros over 13 years ago

     OK

    I think that the problem is the model library.
    I worked on a subset of the ami lib (trying a tutorial on elc) and I had problems.

    However when I did the same tutorial with mine umc90 lib everything rolled smouthly and as should.

    I even managed to have verilog and alf formats of the design

     

    elc>  db_gate


    ==============================
          DESIGN : INV
    ==============================
    DESIGN ( INV );
    //      =================
    //       PORT DEFINITION
    //      =================
            INPUT A ( A );
            OUTPUT Y ( Y );
            SUPPLY0 GND ( GND );
            SUPPLY1 VDD ( VDD );
    //      ===========
    //       INSTANCES
    //      ===========
            NOT ( Y, A );
    END_OF_DESIGN;


    elc>  db_close

     

    I really hope that this helped.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • hailanw
    hailanw over 10 years ago

    Hi, I encountered the exact same problem, but got to fixed it after some struggling. I figure it is better to have it documented here.

    Actually it is the model file, check if your model file is in the spice format. If so, convert it to the spectre format. In my case, ELC was running without problem after I convert the model file using

    spp -convert <model.spice> model.spectre


    Help it can help others someday.


    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information