• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. First Encounter pin placement/layer

Stats

  • Locked Locked
  • Replies 9
  • Subscribers 91
  • Views 7936
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

First Encounter pin placement/layer

archive
archive over 17 years ago

Hi there,

can anyone tell me how to make Encounter place pins on restricted layers, for example on metals 1 & 2 only. Ultimately i'd like my pins placed on a given boundary edge & in a pre-determined order.

Thanks

Stu

p.s I'm actually an alaog layout guy using Encounter (for the first time) to place and route a large digital block in an analog chip. Apologies for the simple Q's, there will be more.


Originally posted in cdnusers.org by sreilly
  • Cancel
Parents
  • kulprashant
    kulprashant over 17 years ago

    Hi Kari,

    Thanks for the reply. In the placement satge there is no congestion byt after CTS, it is showing the congestion. I have specify the cell padding as "1".

    One thing in my library there are lot of buffers they have made as "dont_use"(especially cts footprint buffers) and tool has only 2 differs to make useof these buffers their fanout is "1X", may be this is he cause to add lot buffer?? suggest on this

    Any script is availabe to rearrange the pin location as required by user. (i tried after dumping the "io" file, trying to findout the pin location and rearrange it, but i was not able to understand on what base tool has taken offset value (whn i measured with ruler, value will be different ) and how tool has placed. plz suggest.

    while doing CTS, we sould use Route Clock net option "YES" or not? ( and one more optbuffer and add buffer these option "YES" or not in CTS spec file, i am in confusion, sorry to ask, plz suggest)

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • kulprashant
    kulprashant over 17 years ago

    Hi Kari,

    Thanks for the reply. In the placement satge there is no congestion byt after CTS, it is showing the congestion. I have specify the cell padding as "1".

    One thing in my library there are lot of buffers they have made as "dont_use"(especially cts footprint buffers) and tool has only 2 differs to make useof these buffers their fanout is "1X", may be this is he cause to add lot buffer?? suggest on this

    Any script is availabe to rearrange the pin location as required by user. (i tried after dumping the "io" file, trying to findout the pin location and rearrange it, but i was not able to understand on what base tool has taken offset value (whn i measured with ruler, value will be different ) and how tool has placed. plz suggest.

    while doing CTS, we sould use Route Clock net option "YES" or not? ( and one more optbuffer and add buffer these option "YES" or not in CTS spec file, i am in confusion, sorry to ask, plz suggest)

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information