In my ECO step, a number of logic gates are freed up and become spare gates. They should be connected to VDD or GND selectively. What command should I use? The large majority are grounded, but a few are tied high.
I don't have tieHi or tieLo cells in my library; I want to hook up directly.
When I query the pin, the net shown is "NIL".