Stats

Locked Locked
Replies 0
Subscribers 91
Views 12558
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ETV Vs Spice cell delay Values

Hi,

I am trying to compare the cell delay details reported from ETS10.1USR1 for a 40nm design with that of spice, but i am finding huge deviations in the cell delays reproted.

for example for a given cell if ETS reports 100ps then in spice for the same cell the delay reported is around 45-50ps. (just an example).

Is there any issue reported in case of ETS10.1USR1. or is there any thing extra that i need to take care during spice simulations. the spice netlist is being created from ETS (same database is used for ETS timing report & spice netlist creation) with command create_spice_deck with all the subckt details provided.

regards

deepak.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.