Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 12860
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How can I trace the additional cells inserted by SOC Encounter?

IEEE Chairman

Hi everyone,

I do a mixed-signal circuit design, and I want to exactly know  "where" and "what" additional cells are inserted due to fan in-out constraints, or some other timming issues. How can I trace the additional cells inserted by SOC Encounter?

Thanks for any reply!

 

Parents
  • Before optDesign , use setOptMode settings like -addInstancePrefix <prefix_name> and use

    -useConcatDefaultsPrefix false

    . Let us know whether you have all ready try this option. Explore other settings of setOptMode before going for optDesign.

     

    Thnx,

    Vio

     

Reply
  • Before optDesign , use setOptMode settings like -addInstancePrefix <prefix_name> and use

    -useConcatDefaultsPrefix false

    . Let us know whether you have all ready try this option. Explore other settings of setOptMode before going for optDesign.

     

    Thnx,

    Vio

     

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.