Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 13220
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

regarding blockages

DSubbu

Hi all,

Can any one let me know , During PNR at block level

1) why do we maintain one row space between core and the block boundary in all sides ?

2) why do we keep preffered layer routing blockages around the boundary(~2 um) ?

3) why do we keep metal fill routing blockages around the boundary and also mention me the situations where we use metal fill blockages ?

Thanks & regards ,

DSubbu.

  •  Hi,

    These things aren't necessarily required, but are good design practice. It's nice to keep std cells away from the edges of the block to help block pin access and avoid DRCs at the next level up. For #2, I believe you're talking about the routing halo. This is to avoid SI issues between block and top-level. For #3, I have not done this before, so I'm not sure. Usually, when doing metal fill at the block level and then assembling the whole design, you might get density violations around block boundaries, just depending where the check boxes line up. Maybe the method you mention is to avoid metal fill spacing violations between block and top.

    - Kari

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.