• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. regarding clocks

Stats

  • Locked Locked
  • Replies 9
  • Subscribers 92
  • Views 15684
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

regarding clocks

venkatramanan
venkatramanan over 13 years ago
After cts how we knows all flipflop get clocks? can u any one help me
  • Cancel
Parents
  • Kari
    Kari over 13 years ago

    There are different methodologies that people follow for this, so I can only speak in general terms without knowing your flow specifically. In general, uncertainty may be bigger during preCTS, to model the skew you will get after CTS. Then, once you have clock trees, you can take the skew-modeling part out of the uncertainty to lower it a bit. But some flows leave the uncertainty the same throughout.

    For latency, once you have clock trees in, the real latency is always computed for the tree, so you don't have to do anything unless you're trying to model some source latency coming from off-chip or something. But you may use latency for I/O timing at the block level, if you're doing a hierarchical design. If that's the case, let me know, and I can provide some more details.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Kari
    Kari over 13 years ago

    There are different methodologies that people follow for this, so I can only speak in general terms without knowing your flow specifically. In general, uncertainty may be bigger during preCTS, to model the skew you will get after CTS. Then, once you have clock trees, you can take the skew-modeling part out of the uncertainty to lower it a bit. But some flows leave the uncertainty the same throughout.

    For latency, once you have clock trees in, the real latency is always computed for the tree, so you don't have to do anything unless you're trying to model some source latency coming from off-chip or something. But you may use latency for I/O timing at the block level, if you're doing a hierarchical design. If that's the case, let me know, and I can provide some more details.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information