Stats

  • Locked Locked
  • Replies 0
  • Subscribers 91
  • Views 12824
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SOC ENcounter : Too Many Violations in a Single AND Gate

Sohaib Qazi

Hi

While working on SOC Encounter and having only a single gate in a test design. I am getting too much design violations. Like I am getting 

Total 11 Violations
  Min Area 2
  Min Step 2
  NSMetal 3
  Spacing 2
  Shorts 2

I am not sure what could be the reason of it but m unable to solve the problem. 

Any Suggestions ?

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.