• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. E shaped floorplan

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 91
  • Views 14923
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

E shaped floorplan

Anjana
Anjana over 13 years ago

I am working on a chip that needs to be shaped like an inverted "E". I was trying out the rectilinear option as per what is mentioned in the user guide, but it doesnt seem to work. Basically two portions need to be cut out from the normally rectangular FP. I am using the gui.

What do you do when you need the shape of a floorplan in a shape other than a rectangle or a square ? .  

  • Cancel
Parents
  • BobD
    BobD over 13 years ago

    You should be able to use the rectilinear cut widget to define the shape you want, similarly as demonstrated in this video:

    /blogs/di/archive/2008/09/02/demo-interactive-floorplanning-in-soc-encounter.aspx

    If the tool isn't allowing you to create a rectilinear top level it may be because your design contains 1 or more IO cells which makes the tool think you're working on a chip and rectilinear chips are unusual. If that's the case check this solution:

    http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:ViewSolution;solutionNumber=11735168;searchHash=1c2a26da5b0ab872dc6ae9f165ad8d90

    Hope this helps,
    Bob

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • BobD
    BobD over 13 years ago

    You should be able to use the rectilinear cut widget to define the shape you want, similarly as demonstrated in this video:

    /blogs/di/archive/2008/09/02/demo-interactive-floorplanning-in-soc-encounter.aspx

    If the tool isn't allowing you to create a rectilinear top level it may be because your design contains 1 or more IO cells which makes the tool think you're working on a chip and rectilinear chips are unusual. If that's the case check this solution:

    http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:ViewSolution;solutionNumber=11735168;searchHash=1c2a26da5b0ab872dc6ae9f165ad8d90

    Hope this helps,
    Bob

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information