• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. question about ELC 10.1, and really need help!

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 91
  • Views 12919
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

question about ELC 10.1, and really need help!

KyleJoe
KyleJoe over 13 years ago

   DESIGN        PROCESS       #ID         STATUS     IPDB
-------------+-------------+----------+--------------+-----------
[WARNING(db_spice)]No spice simulation to do, please check the cell/process list for any error


this problem maybe happend to many other guys who used to design digital library, but I guess the reasons  are almost diffrent. I'm begging anyone can help me.

Flowing is my work  files

1.elccfg :

SETUP="setup1.ss";
PROCESS=”typical”;
SUBCKT="dut.scs";
MODEL="cor_std_mos.scs";

 2.setup.ss

Process typical {

voltage = 1.8   ; // as voltage
temp    = 25    ; /* as temperature */
Corner  ="tt";
Vtn     = 0.408 ;
Vtp     = 0.408 ;

} ;

 

Process best {

voltage = 1.92   ; // as voltage
temp    = 0    ; /* as temperature */
Corner  ="ff";
Vtn     = 0.472  ;
Vtp     = 0.472  ;

} ;

 

Process worst {

voltage     = 1.68   ; // as voltage
temp        = 125    ; /* as temperature */
Corner      ="ss";
Vtn = 0.392  ;
Vtp = 0.392  ;

} ;

 

Signal  std_cell {
unit  = REL  ;          // relative value
Vh    = 1.0  1.0 ;      // 100% rise/fall
Vl    = 0.0  0.0 ;
Vth   = 0.5  0.5 ;     // 50% rise/fall
Vsh   = 0.8  0.8 ;
Vsl   = 0.2  0.2 ;
tsmax = 1.0n     ;     // maximum output slew rate
} ;


Simulation std_cell {
transient    = 1.0n 60n  10p  ;
dc                      = 0.1 1.8 0.1;
bisec        = 6.0n 6.0n 10p ;  // binary search
resistance   = 10MEG;
} ;


Index X1{
    Slew = 0.100n 0.30n 0.7n 1.0n 2.0n;
    Load = 0.005p 0.0125p 0.025p 0.075p 0.15p;
};

Index X2{
    Slew = 0.100n 0.30n 0.7n 1.0n 2.0n;
    Load = 0.01p 0.025p 0.05p 0.15p 0.3p;
};

Index X4{
    Slew = 0.100n 0.30n 0.7n 1.0n 2.0n;
    Load = 0.02p 0.05p 0.1p 0.3p 0.6p;
};

Index X8{
    Slew = 0.100n 0.30n 0.7n 1.0n 2.0n;
    Load = 0.04p 0.1p 0.2p 0.6p 1.2p;
};

 

Index   CK_SLW {
bslew   = 0.0385n 0.5360n 1.0360n ;
} ;

 

Group   CK_SLW {
PIN = *.CK ;
} ;

 

Group   X1 {
CELL = *X1 ;
} ;

Group   X2 {
CELL = *X2 ;
} ;

Group   X3 {
CELL = *X3 ;
} ;

Group   X4 {
CELL = *X4 ;
} ;

Group   X6 {
CELL = *X6 ;
} ;

Group   X8 {
CELL = *X8 ;
} ;


 

Margin   m0 {
setup   = 1.0 0.0 ;
hold    = 1.0 0.0 ;
release = 1.0 0.0 ;
removal = 1.0 0.0 ;
recovery = 1.0 0.0 ;
width   = 1.0 0.0 ;
delay   = 1.0 0.0 ;
power   = 1.0 0.0 ;
cap     = 1.0 0.0 ;
} ;

 

Nominal  n0 {
delay   = 0.5 0.5 ; // as rise fall
power   = 0.5 0.5 ;
cap     = 0.5 0.5 ;
} ;

 

// Control Section

//

 

set process (best,typical,worst) {

simulation = std_cell ;
signal     = std_cell  ;
margin     = m0    ;
nominal    = n0    ;
} ;

 

set index  (best,typical,worst) {

        Group(XL)  = XL  ;
        Group(X1)  = X1  ;
        Group(X2)  = X2  ;
        Group(X3)  = X3  ;
        Group(X4)  = X4  ;
        Group(X6)  = X6  ;
        Group(X8)  = X8  ;
                Group(CK_SLW) = CK_SLW ;

} ;

3.command tcl files

   --step1.tcl--

db_open foo
set_var EC_SPICE_SIMPLIFY 1
set_var EC_HALF_WIDTH_HOLD_FLAG 1
set_var EC_SIM_NAME "spectre"
set_var EC_SIM_TYPE "spectre"
set_var EC_SPICE_SUPPLY1_NAMES "VDD"
set_var EC_SPICE_SUPPLY0_NAMES "VSS"
db_prepare
db_gate
db_close
exit

 ---step2.tcl

db_open foo
set_var EC_SIM_USE_LSF 1
set_var EC_SIM_LSF_CMD " "
set_var EC_SIM_LSF_PARALLEL 10


set_var EC_SIM_NAME "spectre"
set_var EC_SIM_TYPE "spectre"
set_var EC_SPICE_SUPPLY1_NAMES "VDD"
set_var EC_SPICE_SUPPLY0_NAMES "VSS"
set_var EC_HALF_WIDTH_HOLD_FLAG 1

db_spice -s spectre -p typical -keep_log
db_close
exit

   After source the step2.tcl, the warning appeared. 

elc> source step1.tcl
Database : foo is now opened
set_var EC_SPICE_SIMPLIFY = 1
set_var EC_HALF_WIDTH_HOLD_FLAG = 1
set_var EC_SIM_NAME = spectre
set_var EC_SIM_TYPE = spectre
set_var EC_SPICE_SUPPLY1_NAMES = VDD
set_var EC_SPICE_SUPPLY0_NAMES = VSS

==== Simplify Mode ====

MODEL FILE: cor_std_mos.scs ( #size = 110 )

- including rf018.scs : tt
- including rf018.scs : noiseflag
- including rf018.scs : mos
Reading MODEL: NCH
Reading MODEL: PCH
Reading MODEL: NCHMIS     in SUBCKT: NCH_MIS
Reading MODEL: PCHMIS     in SUBCKT: PCH_MIS

SUBCKT FILE: cor_std_mos.scs ( #size = 110 )

- including rf018.scs : tt
- including rf018.scs : noiseflag
- including rf018.scs : mos
Reading SUBCKT:NCH_MIS
Reading SUBCKT:PCH_MIS

SUBCKT FILE: dut.scs ( #size = 631 )

Reading SUBCKT:NAND2X1
Expanding SUBCKT:NAND2X1
Writing : foo.ipdb/NAND2X1.design
Writing : foo.ipdb/NAND2X1.design/body/path
Writing : foo.ipdb/NAND2X1.design/body/instance
Writing : foo.ipdb/NAND2X1.design/body/net
Writing : foo.ipdb/NAND2X1.design/boundary/port
Writing : foo.ipdb/NCH.device
Writing : foo.ipdb/NCH.device/boundary/port
Writing : foo.ipdb/PCH.device
Writing : foo.ipdb/PCH.device/boundary/port
Reading : foo.ipdb/NAND2X1.design

==============================
      DESIGN : NAND2X1
==============================
----------------------------------
        A   B  :  Y  
----------------------------------
D0000:  R   1  :  F  : DELAY(A)
D0001:  R   0  :  1  : POWER(A)
D0002:  F   1  :  R  : DELAY(A)
D0003:  F   0  :  1  : POWER(A)
D0004:  1   R  :  F  : DELAY(B)
D0005:  0   R  :  1  : POWER(B)
D0006:  1   F  :  R  : DELAY(B)
D0007:  0   F  :  1  : POWER(B)
----------------------------------
=> 8 vectors generated
Writing : foo.ipdb/NAND2X1.design/simulate/spec
Writing : foo.ipdb/NAND2X1.design/simulate/subckt
Writing : foo.ipdb/NAND2X1.design/boundary/port
Writing : foo.ipdb/NAND2X1.design/body/type

================================
  stimulus generation  summary  
================================
Name        #MOS    #DVEC    #RVEC
----------------------------------------
NAND2X1        4    8    0    
----------------------------------------
            8    0
 Reading setup file : setup1.ss

elc> db_close
Database : foo is closed
elc> source step2.tcl
Database : foo is now opened
set_var EC_SIM_USE_LSF = 1
set_var EC_SIM_LSF_CMD =  
set_var EC_SIM_NAME = spectre
set_var EC_SIM_TYPE = spectre
set_var EC_SPICE_SUPPLY1_NAMES = VDD
set_var EC_SPICE_SUPPLY0_NAMES = VSS
set_var EC_HALF_WIDTH_HOLD_FLAG = 1

   DESIGN        PROCESS       #ID         STATUS     IPDB
-------------+-------------+----------+--------------+-----------
[WARNING(db_spice)]No spice simulation to do, please check the cell/process list for any error

 

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information