Stats

  • Locked Locked
  • Replies 2
  • Subscribers 91
  • Views 13396
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cell Delay

akshayd1

 In ETS I am getting the same cell delay for a cell BUF when I the design is set at 25C and 110C. Ideally I should see the delay increase. I saw the cell in the exactly same path in both the designs. What could be the explanation?

Parents

  • Make sure your timing library has k-factors defined so the tool knows how timing should be scaled based on PVT. For example, the timing constraint equation for setup rise is.


    rise_constraint * (1 + delta_voltage * k_volt_setup_rise)
    * (1 + delta_temp * k_temp_setup_rise)
    * (1 + delta_process * k_process_setup_rise)

    Hope this helps!

    - Brian

Reply

  • Make sure your timing library has k-factors defined so the tool knows how timing should be scaled based on PVT. For example, the timing constraint equation for setup rise is.


    rise_constraint * (1 + delta_voltage * k_volt_setup_rise)
    * (1 + delta_temp * k_temp_setup_rise)
    * (1 + delta_process * k_process_setup_rise)

    Hope this helps!

    - Brian

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.