Stats

  • Locked Locked
  • Replies 2
  • Subscribers 91
  • Views 14458
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Howto add more than one Tie High Cell

schnufff

 Hi,

in my design, the IO cells have configurable output strength, slew rate and so on. So I hardwired the configpins to something like b'0110. Because my std cell lib contains tie high/low cells I used the addTieHiLo command to add them. But encounter added only one cell in the center of my design. Therefore I have one very long wire to all IO cells, which results in Antenna violations during DRC.

The easiest solution would be to add one TieHigh cell for every side of the chip or even for every IO cell.

Is this possible? How to do it? I found nothing, except normal signal antenna violations(solved with jogging or diodes).

Thanks

Stefan

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.