Stats

Locked Locked
Replies 0
Subscribers 91
Views 12623
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ExcludedPin and UnSyncpin

I want to avoid balancing clk pin of my divider flop . I also dont want to consider this pin while reporting skew ( report_clock_timing)

What is the right option.

Tried giving both ExcludedPin and UnSyncpin But finally in my ckew report the the smae pin appears as the Largest latency pin

I dont wanto make it a through pin also . Just want to ignore it while buliding clock tree as well as reporting skew

Please suggest

Thanks

Girish

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.