• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Regarding clock spec file

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 92
  • Views 16042
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Regarding clock spec file

Ganga111AtFPS
Ganga111AtFPS over 13 years ago

Hi,

I've the following doubt in selecting clock inverters or clock buffers:

 Q) on what basis we choose this much of high drive cells can be used to build clock tree?

is this design dependent like gate count of design and frequency of operation?

Generally I always prefer to use X8 and X12.Why can'n we use low drive like X4 etc..Is there any problem if i choose low drive cells?

Can any body give some clear explanation for the above question?

  • Cancel
Parents
  • fitz
    fitz over 13 years ago

    Our vendor has strict technology node dependant SinkMaxTran & BufMaxTran rules.
    The early / late clock derating factors used to calculate On Chip Variation are characterized within these input transition boundaries.
    Break the clock input transition rules and your STA timing margins may not be valid. ( not a warm fuzzy feeling at tapeout )

     

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • fitz
    fitz over 13 years ago

    Our vendor has strict technology node dependant SinkMaxTran & BufMaxTran rules.
    The early / late clock derating factors used to calculate On Chip Variation are characterized within these input transition boundaries.
    Break the clock input transition rules and your STA timing margins may not be valid. ( not a warm fuzzy feeling at tapeout )

     

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information