• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. CTS

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 91
  • Views 12992
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

CTS

ssachin89
ssachin89 over 13 years ago

 why clock inverter is preffered over clock buffer in CTS?

  • Cancel
  • Ganga111AtFPS
    Ganga111AtFPS over 13 years ago

    HI ssachin89,

    Inorder to avoid duty cycle variation in clock we go for inverters instead buffers.

    if the duty cycle varies obviously the effective clock period changes.so timing violations will be occured. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ssachin89
    ssachin89 over 13 years ago

     please elobarate how buffers affect duty cycle

    has it anything to do with area???? coz inverter has lesser area than buffer.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information